A Novel Positioning Technique with Low Complexity in Wireless LAN: Hardware implementation

Zaidi, Monji and Ouni, Ridha and Bhar, Jamila and Tourki, Rached (2011) A Novel Positioning Technique with Low Complexity in Wireless LAN: Hardware implementation. Proceedings of the World Congress on Engineering 2011 Vol II. ISSN 2078-0958

[img]
Preview
PDF
1.WCE2011. London.pdf

Download (689kB) | Preview
Official URL: http://www.iaeng.org/publication/WCE2011/WCE2011_p...

Abstract

Nowadays, several positioning systems are available for outdoor localization, such as the global positioning system (GPS), assisted GPS (A-GPS), and other techniques working on cellular networks, for example, Time of Arrival (TOA), Angle of Arrival (AOA) and Time Difference of Arrival (TDOA).However, with the increasing use of mobile computing devices and an expansion of wireless local area networks (WLANs), there is a growing interest in indoor wireless positioning systems based on the WLAN infrastructure. Wireless positioning systems (WPS) based on this infrastructure can be used for outdoor / indoor localization to determine the position of mobile users. An important factor in achieving this is to minimize and simplify the instructions that the mobile station (MS) has to execute in the location determination process. Finding an effective location estimation technique to facilitate processing data is the main focuses in this paper. Therefore, in the wireless propagation environment the Received Signal Strength (RSS) information from three base stations (BSs) are recorded and processed and they can provide an overlapping coverage area of interest. Then an easy new geometric technique is applied in order to effectively calculate the location of the desired MS. Our new positioning method design was verified at the algorithmic level using Matlab tool, described in Very-highspeed integrated circuit Hardware Description Language (VHDL) at the register transfer level (RTL) and it has been synthesized using 7.1 version of FPGA Advantage for HDL Design that evaluates the circuit in terms of speed, area and power consumption.

Item Type: Article
Subjects: Computer
Computer Engineering
Computer Networks and Communications Engineering
Computer Sciences
Divisions: College Of Engineering > Electrical Engineering
Depositing User: Monji Zaidi
Date Deposited: 22 Aug 2017 23:24
Last Modified: 22 Aug 2017 23:24
URI: http://eprints.kku.edu.sa/id/eprint/1020

Actions (login required)

View Item View Item